WEST

Help | Logout | Interrupt

Main Menu | Search Form | Posting Counts | Show S Numbers | Edit S Numbers | Preferences | Cases

Search Results -

Terms	Documents
l5 and counter? and (report$ or total$ or summar$ or performance)	162

Database: US Patents Full-Text Database; US Pre-Grant Publication Full-Text Database; JPO Abstracts Database; EPO Abstracts Database; Derwent World Patents Index; IBM Technical Disclosure Bulletins

Search: L6

Refine Search

Recall Text | Clear

Search History

DATE: Friday, November 01, 2002 Printable Copy Create Case

Set Name side by side	Query	Hit Count	Set Name result set
	DB=USPT,PGPB,JPAB,EPAB,DWPI,TDBD; PLUR=YES; OP=ADJ		
L6	l5 and counter? and (report$ or total$ or summar$ or performance)	162	L6
L5	712/233 or 712/234 or 712/236 or 712/237 or 712/239	1174	L5
L4	(speculative processor?) and (report$ or total$ or summar$ or performance)	6	L4
L3	(speculative processor?) and (report$ or total$ or summar$)	6	L3
L2	(speculative processor?) and counter?	0	L2
L1	(speculative processor?) and counter? and (report$ or total$ or summar$)	0	L1

Searched all

END OF SEARCH HISTORY

WEST

Generate Collection | Print

Search Results - Record(s) 1 through 6 of 6 returned.

☐ 1. Document ID: US 5797026 A Relevance Rank: 72

L4: Entry 5 of 6 File: USPT Aug 18, 1998

US-PAT-NO: 5797026
DOCUMENT-IDENTIFIER: US 5797026 A

TITLE: Method and apparatus for self-snooping a bus during a boundary transaction

DATE-ISSUED: August 18, 1998

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Rhodehamel; Michael W.	Beaverton	OR		
Sarangdhar; Nitin V.	Woodland	OR		
Merchant; Amit A.	Portland	OR		
Fisch; Matthew A.	Beaverton	OR		
Brayton; James M.	Beaverton	OR		

US-CL-CURRENT: 712/1; 711/146

Full | Title | Citation | Front | Review | Classification | Date | Reference | Sequences | Attachments | Claims | KWIC | Draw. Desc | Image

☐ 2. Document ID: US 5987594 A Relevance Rank: 59

L4: Entry 3 of 6 File: USPT Nov 16, 1999

US-PAT-NO: 5987594
DOCUMENT-IDENTIFIER: US 5987594 A

TITLE: Apparatus for executing coded dependent instructions having variable latencies

DATE-ISSUED: November 16, 1999

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Panwar; Ramesh	Santa Clara	CA		
Hetherington; Ricky C.	Pleasanton	CA		

US-CL-CURRENT: 712/216; 712/205, 712/214, 712/215, 712/23, 712/231, 712/233, 712/24, 712/25

Full | Title | Citation | Front | Review | Classification | Date | Reference | Sequences | Attachments | Claims | KWIC | Draw Desc
Image

☐ 3. Document ID: US 6052775 A Relevance Rank: 59

L4: Entry 2 of 6 File: USPT Apr 18, 2000

US-PAT-NO: 6052775
DOCUMENT-IDENTIFIER: US 6052775 A

TITLE: Method for non-intrusive cache fills and handling of load misses

DATE-ISSUED: April 18, 2000

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Panwar; Ramesh	Sunnyvale	CA		
Hetherington; Ricky C.	Pleasanton	CA		

US-CL-CURRENT: 712/215

Full | Title | Citation | Front | Review | Classification | Date | Reference | Sequences | Attachments | KWIC | Draw Desc
Image

☐ 4. Document ID: US 6163821 A Relevance Rank: 55

L4: Entry 1 of 6 File: USPT Dec 19, 2000

US-PAT-NO: 6163821
DOCUMENT-IDENTIFIER: US 6163821 A

TITLE: Method and apparatus for balancing load vs. store access to a primary data cache

DATE-ISSUED: December 19, 2000

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Keller; James B.	Waltham	MA		
Kessler; Richard E.	Shrewsbury	MA		
Root; Stephen C.	Westboro	MA		
Lowney; Paul Geoffrey	Concord	MA		

US-CL-CURRENT: 710/57; 711/125, 711/132, 712/219, 712/245, 712/248

Full | Title | Citation | Front | Review | Classification | Date | Reference | Sequences | Attachments | KWIC | Draw Desc
Image

☐ 5. Document ID: NN9303253 Relevance Rank: 54

L4: Entry 6 of 6 File: TDBD Mar 1, 1993

TDB-ACC-NO: NN9303253

DISCLOSURE TITLE: Metaparallelism - Bayesian Branch Prediction on Speculative Processors

PUBLICATION-DATA:
IBM Technical Disclosure Bulletin, March 1993, US

VOLUME NUMBER: 36
ISSUE NUMBER: 3
PAGE NUMBER: 253 - 254

Full | Title | Citation | Front | Review | Classification | Date | Reference | Sequences | Attachments | KWIC | Draw. Desc | Clip Img | Image

☐ 6. Document ID: US 5956753 A Relevance Rank: 54

L4: Entry 4 of 6 File: USPT Sep 21, 1999

US-PAT-NO: 5956753
DOCUMENT-IDENTIFIER: US 5956753 A

TITLE: Method and apparatus for handling speculative memory access operations

DATE-ISSUED: September 21, 1999

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Glew; Andrew F.	Hillsboro	OR		
Akkary; Haitham	Portland	OR		

US-CL-CURRENT: 711/205; 712/205

Full | Title | Citation | Front | Review | Classification | Date | Reference | Sequences | Attachments | KWIC | Draw. Desc | Image

Generate Collection Print

Terms	Documents
(speculative processor?) and (report$ or total$ or summar$ or performance)	6

Display Format: - Change Format

Previous Page Next Page